



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/090,483	03/01/2002	Kazuo Kobayashi	81754.0072	5100

26021 7590 11/16/2005  
HOGAN & HARTSON L.L.P.  
500 S. GRAND AVENUE  
SUITE 1900  
LOS ANGELES, CA 90071-2611

EXAMINER

PIZIALI, JEFFREY J

ART UNIT PAPER NUMBER

2673

DATE MAILED: 11/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 10/090,483	<b>Applicant(s)</b> KOBAYASHI, KAZUO	
	<b>Examiner</b> Jeff Piziali	<b>Art Unit</b> 2673	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 02 May 2005 and 24 August 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-15 is/are pending in the application.  
     4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-15 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 March 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
     Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
     Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
     a) ☒ All    b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>5/2/05 &amp; 7/8/05</u> . | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Priority*

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

### *Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1-15 are rejected under 35 U.S.C. 102(e) as being anticipated by Cairns et al. (US 6,437,767).

Regarding claim 1, Cairns discloses a semiconductor integrated circuit that supplies a plurality of display signals [Fig. 9; AVIDEO] to a corresponding plurality of signal electrodes of an image display apparatus [Fig. 9; 50] that displays a two-dimensional image, and successively supplies scanning signals [Fig. 9; L1-LN, R1-RN] to a first group of scanning electrodes [Fig. 9; 51] and a second group of scanning electrodes [Fig. 9; 52] of the image display apparatus, the semiconductor integrated circuit comprising: a storage device [Fig. 9; 56] that receives and stores image data; a display signal generation device [Fig. 9; 56A] that generates the plurality of display signals to be supplied to the plurality of signal electrodes based on data stored in the

Art Unit: 2673

storage device; a first scanning signal generation device [Fig. 9; 53] that successively generates scanning signals [Fig. 9; L1-LN] to be supplied to the first group of scanning electrodes based on a clock signal [Fig. 13a; HSYNC] that defines a scanning timing of the image display apparatus, wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the first group of scanning electrodes displays an entire first row of the image; a second scanning signal generation device [Fig. 9; 54] that successively generates scanning signals [Fig. 9; R1-RN] to be supplied to the second group of scanning electrodes based on the clock signal, wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the second group of scanning electrodes displays an entire second row of the image; and a timing control device [Fig. 13a; HSYNC, 75, 76] that generates the clock signal, and generates a first timing control signal [Fig. 13a; SSYNC1] for controlling the first scanning signal generation device and a second timing control signal [Fig. 13a; SSYNC1] for controlling the second scanning signal generation device such that the first scanning signal generation device and the second scanning signal generation device generate the scanning signals in a specified order, wherein the first scanning signal generation device outputs a first scanning signal [Figs. 9 & 10; L3] successively to the first group of scanning electrodes based on the first control signal, and wherein the second scanning signal generation device outputs a second scanning signal [Figs. 9 & 10; R2] successively to the second group of scanning electrodes based on the second control signal (see Figs. 10 & 14; Column 8, Line 26 - Column 9, Line 9 and Column 10, Line 24 - Column 11, Line 21).

Regarding claim 2, Cairns discloses the first scanning signal generation device generates the scanning signals to be supplied to the first group of scanning electrodes based on a logical product [Fig. 13a; 76] of the clock signal and the first timing control signal, and the second scanning signal generation device generates the scanning signals to be supplied to the second group of scanning electrodes based on a logical product of the clock signal and the second timing control signal (see Column 10, Line 24 - Column 11, Line 21).

Regarding claim 3, this claim is rejected by the reasoning applied in the above rejection of claim 1; furthermore Cairns discloses a first scanning signal generation device [Fig. 9; 53] that successively generates scanning signals [Fig. 9; L1-LN] to be supplied to the first group of scanning electrodes [Fig. 9; 51] based on the clock signal [Fig. 13a; HSYNC] and a first set potential [Fig. 13a; SSYNC1]; wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the first group of scanning electrodes displays an entire first row of the image; a second scanning signal generation device [Fig. 9; 54] that successively generates scanning signals [Fig. 9; R1-RN] to be supplied to the second group of scanning electrodes [Fig. 9; 52] based on the clock signal and a second set potential [Figs. 13a & 14; SSYNC1], wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the second group of scanning electrodes displays an entire second row of the image; wherein the first scanning signal generation device includes a first shift register [Fig. 15; 80], a first shift register control circuit [Fig. 13a; HSYNC, 75, 76] that controls the operation of the first shift register, and a first scanning side drive circuit [Fig. 15; 81] that outputs scanning signals to the first group of scanning electrodes based on output signals of the first shift register,

Art Unit: 2673

and wherein the second scanning signal generation device includes a second shift register [Fig. 14; 80], a second shift register control circuit [Fig. 13a; HSYNC, 75, 76] that controls the operation of the second shift register, and a second scanning side drive circuit [Fig. 14; 81] that outputs scanning signals to the second group of scanning electrodes based on output signals of the second shift register (see Column 10, Line 24 - Column 11, Line 351).

Regarding claim 4, Cairns discloses one of the first and second set potentials is a power supply potential, and the other one is a ground potential (see Fig. 13b; Column 10, Line 24 - Column 11, Line 21).

Regarding claim 5, this claim is rejected by the reasoning applied in the above rejection of claim 1; furthermore Cairns discloses a first scanning signal generation device [Fig. 9; 53] that successively generates scanning signals [Fig. 9; L1-LN] to be supplied to the first group of scanning electrodes [Fig. 9; 51] based on a first timing control signal [Fig. 13a; SSYNC1]; wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the first group of scanning electrodes displays an entire first row of the image; a second scanning signal generation device [Fig. 9; 54] that successively generates scanning signals [Fig. 9; R1-RN] to be supplied to the second group of scanning electrodes [Fig. 9; 52] based on a second timing control signal [Fig. 13a; SSYNC1]; wherein each scanning signal enables all of the scanning electrodes on a scanning line, and wherein the second group of scanning electrodes displays an entire second row of the image; wherein the timing control device controls output timings of the first and second scanning signals at the first scanning signal generation device and

Art Unit: 2673

the second scanning signal generation device, and wherein the timing control device outputs first pulses [Figs. 13b & 14; SSYNC2] to a first line that are clock signals that determine timings for line scanning at the first scanning signal generation device, and outputs second pulses [Figs. 13b & 14; SSYNC2] to a second line that are clock signals that determine timings for line scanning at the second scanning signal generation device (see Figs. 13b & 14; Column 10, Line 24 - Column 11, Line 21).

Regarding claim 6, Cairns discloses the first scanning signal generation device and the second scanning signal generation device alternately generate the scanning signals (see Fig. 10; Column 8, Line 26 - Column 9, Line 9).

Regarding claim 7, Cairns discloses a panel [Fig. 9; 50] having the first group [Fig. 9; 51] and second group [Fig. 9; 52] of scanning electrodes disposed such that scanning signals to be supplied to the first group of scanning electrodes are input in one direction of the first group of scanning electrodes (see Fig. 9; Column 8, Line 26 - Column 9, Line 9), and scanning signals to be supplied to the second group of scanning electrodes are input in the other direction of the second group of scanning electrodes; and a substrate that mounts the panel and the semiconductor integrated circuit thereon (see Column 11, Lines 22-35).

Regarding claim 8, Cairns discloses the first scanning signal generation device comprises: a first shift register [Fig. 15; 80]; and a first driver circuit [Fig. 15; 81] coupled to the first shift register, said first shift register receiving the clock signal and/or the first timing control

signal for successively generating a drive signal [Fig. 14; L1, L2] to one of a plurality of input terminals of said first driver circuit, said first driver circuit then successively outputting a scanning signal to predetermined scanning electrodes [Fig. 15; 51] of the first group of scanning electrodes (see Column 10, Line 58 - Column 11, Line 35).

Regarding claim 9, Cairns discloses the second scanning signal generation device comprises: a second shift register [Fig. 14; 80]; and a second driver circuit [Fig. 14; 81] coupled to the second shift register, said second shift register receiving the clock signal and/or the second timing control signal for successively generating a drive signal [Fig. 14; R1, R2] to one of a plurality of input terminals of said second driver circuit, said second driver circuit then successively outputting a scanning signal to predetermined scanning electrodes of the second group of scanning electrodes (see Column 10, Line 58 - Column 11, Line 35).

Regarding claim 10, this claim is rejected by the reasoning applied in the above rejection of claim 2; furthermore Cairns discloses the first scanning signal generation device comprises a first control circuit [Fig. 13a; HSYNC, 75, 76] for generating a first control signal [Fig. 13a; SSYNC1] based on the first set potential, and the second scanning signal generation device comprises a second control circuit [Fig. 13a; HSYNC, 75, 76] for generating a second control signal [Fig. 13a; SSYNC1] based on the second set potential (see Fig. 14; Column 10, Line 24 - Column 11, Line 21).



Regarding claim 11, this claim is rejected by the reasoning applied in the above rejection of claims 1, 8, and 9.

Regarding claim 12, Cairns discloses the step of generating first and second control signals comprises: generating a clock signal [Fig. 13a; HSYNC]; and alternately generating the first and second control signals [Fig. 13a; SSYNC1] based on the clock signal (see Fig. 13b; Column 10, Line 24 - Column 11, Line 21).

Regarding claim 13, this claim is rejected by the reasoning applied in the above rejection of claims 2 and 12.

Regarding claim 14, this claim is rejected by the reasoning applied in the above rejection of claims 2 and 3.

Regarding claim 15, this claim is rejected by the reasoning applied in the above rejection of claim 4.

#### ***Response to Arguments***

4. Applicant's arguments filed 2 May 2005 and 24 August 2005 have been fully considered but they are not persuasive. The applicant contends the cited prior art of Cairns et al. (US 6,437,767) neglects teaching that the first group of scanning electrodes displays an entire first row of the image and the second group of scanning electrodes displays an entire second row of

Art Unit: 2673

the image (see page 9 of the arguments filed 2 May 2005). However, the examiner respectfully disagrees. Although Cairns teaches using a "part-line-at-a-time driving scheme" (see Column 6, Lines 44-59), Cairns also discloses that the first group of scanning electrodes [Fig. 9; 51 -- i.e. the left-side of the LCD] displays an entire first row [Fig. 9; wherein a "row" runs the vertical image length from L1 to LN anywhere along the left-side of the LCD] of the image, and the second group of scanning electrodes [Fig. 9; 52 -- i.e. the right-side of the LCD] displays an entire second row [Fig. 9; wherein a "row" runs the vertical image length from L1 to LN anywhere along the right-side of the LCD] of the image (see Fig. 9; Column 8, Lines 28-36). By such reasoning, rejection of the claims is deemed necessary, proper, and thereby maintained at this time.

### ***Conclusion***

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2673

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (571) 272-7678. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (571) 272-7681. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



10 November 2005



BIPIN SHALWALA  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2600